



















































Interfaces Simplify Module Interconnections		
interface chip_bus (ing bit request, c	out bit clk); grant, ready;	
<pre>bit [47:0] address; bit [63:0] data; endinterface</pre>	Connection details are in in the interface	clk clk data address request request
module CPU (chip_bus ic	>);	grant ready ready chip_bus
endmodule	Modules do not duplicate connection detail	
<pre>module RAM(chip_bus pins); endmodule</pre>		
<pre>module top; bit clk = 0; chip_bus a(clk); //instantiate the interface</pre>		
<pre>RAM mem(a); //connect interface to module instance CPU cpu(a); //connect interface to module instance endmodule</pre>		
27 SS, SystemVerilog, ModelSim, and You, April 2004		















































Joen Verlog, Modeloni, and You, April 2001







