Precision RTL Synthesis 2013a.9 (Production Release) Thu Aug 8 04:05:44 PDT 2013
Copyright (c) Mentor Graphics Corporation, 1996-2013, All Rights Reserved. Start time Tue Sep 17 15:25:19 2013 |
 
Processor(s): | 1 Processor(s) Installed. |
[01]: Intel64 Family 6 Model 58 Stepping 9 GenuineIntel ~780 Mhz |
Total Physical Memory: | 7,889 MB |
Available Physical Memory: | 3,558 MB |
Virtual Memory: Max Size: | 15,776 MB |
Virtual Memory: Avaliable: | 11,439 MB |
Virtual Memory: In Use: | 4,337 MB |
 
OS Name: | Windows 7 |
OS Version: | 6.1.7601 Service Pack 1 Build 7601 |
Hotfix(s): | 167 Hotfix(s) Installed. |
[01]: KB2764913 | |
[02]: KB2764916 | |
[03]: KB2718695 | |
[04]: KB2670838 | |
[05]: KB2592687 | |
[06]: KB971033 | |
[07]: KB2393802 | |
[08]: KB2397190 | |
[09]: KB2425227 | |
[10]: KB2459268 | |
[11]: KB2476490 | |
[12]: KB2479943 | |
[13]: KB2482122 | |
[14]: KB2484033 | |
[15]: KB2488113 | |
[16]: KB2491683 | |
[17]: KB2492386 | |
[18]: KB2496898 | |
[19]: KB2503665 | |
[20]: KB2505438 | |
[21]: KB2506014 | |
[22]: KB2506212 | |
[23]: KB2506928 | |
[24]: KB2507618 | |
[25]: KB2509553 | |
[26]: KB2511250 | |
[27]: KB2511455 | |
[28]: KB2515325 | |
[29]: KB2529073 | |
[30]: KB2532531 | |
[31]: KB2533552 | |
[32]: KB2534366 | |
[33]: KB2536275 | |
[34]: KB2536276 | |
[35]: KB2541014 | |
[36]: KB2544893 | |
[37]: KB2545698 | |
[38]: KB2547666 | |
[39]: KB2550648 | |
[40]: KB2552343 | |
[41]: KB2555917 | |
[42]: KB2556532 | |
[43]: KB2559049 | |
[44]: KB2560656 | |
[45]: KB2562937 | |
[46]: KB2563227 | |
[47]: KB2563894 | |
[48]: KB2564958 | |
[49]: KB2567680 | |
[50]: KB2570791 | |
[51]: KB2570947 | |
[52]: KB2574819 | |
[53]: KB2579686 | |
[54]: KB2584146 | |
[55]: KB2585542 | |
[56]: KB2603229 | |
[57]: KB2604115 | |
[58]: KB2607576 | |
[59]: KB2615763 | |
[60]: KB2616676 | |
[61]: KB2618451 | |
[62]: KB2619339 | |
[63]: KB2620704 | |
[64]: KB2620712 | |
[65]: KB2621440 | |
[66]: KB2631813 | |
[67]: KB2633952 | |
[68]: KB2640148 | |
[69]: KB2641690 | |
[70]: KB2644615 | |
[71]: KB2645640 | |
[72]: KB2647518 | |
[73]: KB2647753 | |
[74]: KB2653956 | |
[75]: KB2654428 | |
[76]: KB2655992 | |
[77]: KB2656356 | |
[78]: KB2658846 | |
[79]: KB2659262 | |
[80]: KB2660075 | |
[81]: KB2661796 | |
[82]: KB2667402 | |
[83]: KB2676562 | |
[84]: KB2679255 | |
[85]: KB2685811 | |
[86]: KB2685813 | |
[87]: KB2685939 | |
[88]: KB2688338 | |
[89]: KB2690533 | |
[90]: KB2691442 | |
[91]: KB2695962 | |
[92]: KB2698365 | |
[93]: KB2699779 | |
[94]: KB2705219 | |
[95]: KB2709630 | |
[96]: KB2709981 | |
[97]: KB2712808 | |
[98]: KB2718704 | |
[99]: KB2719857 | |
[100]: KB2726535 | |
[101]: KB2727528 | |
[102]: KB2729094 | |
[103]: KB2729452 | |
[104]: KB2732059 | |
[105]: KB2732487 | |
[106]: KB2732500 | |
[107]: KB2736422 | |
[108]: KB2742599 | |
[109]: KB2743555 | |
[110]: KB2750841 | |
[111]: KB2753842 | |
[112]: KB2756921 | |
[113]: KB2757638 | |
[114]: KB2758857 | |
[115]: KB2761217 | |
[116]: KB2763523 | |
[117]: KB2770660 | |
[118]: KB2773072 | |
[119]: KB2785220 | |
[120]: KB2786081 | |
[121]: KB2786400 | |
[122]: KB2789645 | |
[123]: KB2790113 | |
[124]: KB2791765 | |
[125]: KB2798162 | |
[126]: KB2799926 | |
[127]: KB2803821 | |
[128]: KB2804579 | |
[129]: KB2807986 | |
[130]: KB2808679 | |
[131]: KB2813170 | |
[132]: KB2813347 | |
[133]: KB2813430 | |
[134]: KB2813956 | |
[135]: KB2820197 | |
[136]: KB2820331 | |
[137]: KB2830290 | |
[138]: KB2832414 | |
[139]: KB2833946 | |
[140]: KB2834140 | |
[141]: KB2834886 | |
[142]: KB2835361 | |
[143]: KB2835364 | |
[144]: KB2836502 | |
[145]: KB2836942 | |
[146]: KB2836943 | |
[147]: KB2839894 | |
[148]: KB2840149 | |
[149]: KB2840631 | |
[150]: KB2844286 | |
[151]: KB2845187 | |
[152]: KB2847927 | |
[153]: KB2849470 | |
[154]: KB2850851 | |
[155]: KB2853952 | |
[156]: KB2859537 | |
[157]: KB2861855 | |
[158]: KB2862966 | |
[159]: KB2863058 | |
[160]: KB2868116 | |
[161]: KB2868623 | |
[162]: KB2870699 | |
[163]: KB2872339 | |
[164]: KB2876315 | |
[165]: KB958488 | |
[166]: KB976902 | |
[167]: KB982018 |
 
## Technology Settings
setup_design -manufacturer Xilinx -family VIRTEX -part v50bg256 -speed 6
## Input File Settings
set_input_dir D:/sandbox/book_examples/chapter-05/synplify
add_input_file -format SystemVerilog -work work {../5-6_reduction_op.sv}
## Output File Settings
setup_design -basename="parity_checker"
## Design Settings
setup_design -addio
setup_design -addio_unused=false
setup_design -vhdl=false
setup_design -verilog=false
setup_design -edif
setup_design -vqm=false
setup_design -vendor_constraint_file
setup_design -transformations
setup_design -retiming=false
setup_design -altera_dsp_retiming=false
setup_design -pa_io_pin_location
setup_design -advanced_fsm_optimization
setup_design -compile_for_area=false
setup_design -compile_for_timing=false
setup_design -safe_fsm_type="none"
setup_design -encoding="auto"
setup_design -resource_sharing
setup_design -array_bounds_check=false
setup_design -preserve_user_encoding=false
setup_design -transform_tristates="auto"
setup_design -process_tristates=false
setup_design -edif_bus_extraction_style="%s(%d:%d)"
setup_design -black_box_flow=false
setup_design -bottom_up_flow=false
setup_design -white_box_flow
setup_design -retain_inouts
setup_design -frequency=""
setup_design -radhardmethod="none"
setup_design -input_delay=""
setup_design -output_delay=""
setup_design -boundary_opt
setup_design -partition_size="80000"
setup_design -global_clock_limit=""
setup_design -infer_gsr
setup_design -infer_muxed_arith_operators
setup_design -clearbox=false
setup_design -search_path {}
setup_design -libext=""
setup_design -y {}
setup_design -mem_init_path {}
setup_design -altera_mangle_prefix="_MGC"
setup_design -2004c_compile_mode=false
setup_design -enable_synthoff_regions=false
setup_design -overrides {}
setup_design -hdl { systemverilog2009 vhdl_2002 }
setup_design -defines {}
setup_design -automap_work=false
setup_design -error_design_contention=false
setup_design -all_file_cunit_scope=false
setup_design -sv31acompat=false
setup_design -vcs_compat=false
setup_design -compile_udps=false
setup_design -relaxed_compile=false
setup_design -vendor_override_lib="xilinx"
setup_design -max_loop_count=5000
setup_design -ignore_ram_rw_collision=false
setup_design -altera_netlist_opt=false
set_path_compression_options -run_during_physical_synthesis=false
setup_design -sta_time_resolution=-12
setup_design -gated_clock=1
setup_design -auto_save_placement
setup_design -auto_resource_allocation_ram=false
setup_design -enable_incr_synth=false
setup_design -enable_incr_pnr=false
setup_design -dsp_across_hier
setup_design -extensive_dsp_drc
setup_design -relax_dsp_drc=false
setup_design -flatten_small_rtl_modules=false
setup_design -timequest_sdc
setup_design -reencode_fsm_outputs
setup_design -dont_pass_synthesis_define=false
setup_design -max_fanout=10000
setup_design -pa_max_fanout=10000
setup_design -max_fanout_strategy="AUTO"
setup_design -compile_initial_values=false
setup_design -block_ram_cutoff=0
setup_design -block_rom_cutoff=0
setup_design -infer_ram
setup_design -infer_rom
setup_design -control_set_optimize
setup_design -control_set_threshold=6
setup_design -modgen="auto"
setup_design -modgen_mode="auto"
setup_design -lut_combine="auto"
setup_design -fv_flow="none"
setup_design -enable_force_distributed_ram=false
setup_design -enable_merge_equal_op_b4_modgen_resolve=false
setup_design -gate_level_opt=false
setup_design -assured_synthesis=false
setup_design -flatten_small_blocks
setup_design -write_verilog_escape_names
setup_design -use_dffenable
setup_design -compatibility_mode="none"
setup_design -preserve_instantiated_cells=false
setup_design -ignore_utilization=false
## Place and Route Settings for Flow 'ISE 5.1' Command 'Integrated Place and Route'
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -install_dir {$XILINX}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -no_exec {0}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -smartguide {0}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -smartguide_file {"*.ncd \"\""}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -optimization_control {std}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -global_opt {off}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -disable_logic_replication {0}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -do_not_remove_unused_logic {0}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -ignore_keep_hierarchy {0}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -par_ol {high}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -ba_format {None}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -exe_mode {Auto}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -timing_paths_per_constraint {10}
setup_place_and_route -flow "ISE 5.1" -command "Integrated Place and Route" -bits {0}
## Place and Route Settings for Flow 'ISE 5.1' Command 'Generate Vendor Constraint File'
setup_place_and_route -flow "ISE 5.1" -command "Generate Vendor Constraint File" -enable_auto_offset_relaxation {0}
setup_place_and_route -flow "ISE 5.1" -command "Generate Vendor Constraint File" -use_ucf_timing_constraints {False}
setup_place_and_route -flow "ISE 5.1" -command "Generate Vendor Constraint File" -no_exec {0}
## Place and Route Settings for Flow 'ISE 5.1' Command 'Advanced Options'
setup_place_and_route -flow "ISE 5.1" -command "Advanced Options" -use_pnr_script_cl {0}
setup_place_and_route -flow "ISE 5.1" -command "Advanced Options" -pnr_script_cl {user_pnr_script.tcl}
## Place and Route Settings for Flow 'ISE' Command 'Integrated Place and Route'
setup_place_and_route -flow ISE -command "Integrated Place and Route" -install_dir {$XILINX}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -no_exec {0}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -smartguide {0}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -smartguide_file {"*.ncd \"\""}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -optimization_control {std}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -global_opt {off}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -disable_logic_replication {0}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -do_not_remove_unused_logic {0}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -ignore_keep_hierarchy {0}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -par_ol {high}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -ba_format {None}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -exe_mode {Auto}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -timing_paths_per_constraint {10}
setup_place_and_route -flow ISE -command "Integrated Place and Route" -bits {0}
## Place and Route Settings for Flow 'ISE' Command 'Generate Vendor Constraint File'
setup_place_and_route -flow ISE -command "Generate Vendor Constraint File" -enable_auto_offset_relaxation {0}
setup_place_and_route -flow ISE -command "Generate Vendor Constraint File" -use_ucf_timing_constraints {False}
setup_place_and_route -flow ISE -command "Generate Vendor Constraint File" -no_exec {0}
## Place and Route Settings for Flow 'ISE' Command 'Advanced Options'
setup_place_and_route -flow ISE -command "Advanced Options" -use_pnr_script_cl {0}
setup_place_and_route -flow ISE -command "Advanced Options" -pnr_script_cl {user_pnr_script.tcl}
## Current Place and Route Flow
setup_place_and_route -flow ISE
setup_analysis -clock_frequency
setup_analysis -summary
setup_analysis -num_summary_paths=10
setup_analysis -critical_paths
setup_analysis -num_critical_paths=1
setup_analysis -timing_violations
setup_analysis -net_fanout
setup_analysis -clock_domain_crossing=false
setup_analysis -missing_constraints=false